This paper proposed a new algorithm of retiming which can be combined well with other combinational optimization methods to speed up logic circuits.
提出了一种改进时序重排算法 ,使时序重排可以更有效地与其他组合优化算法结合起来 ,共同提高同步时序电路的速度 。
This paper proposes a new algorithm of retiming which can be combined well with other combinational optimization methods to speed up logic circuits.
时序重排是一种同步时序电路性能优化的重要方法 。
本网站所收集内容来自网友分享仅供参考,实际请以各学校实际公布信息为主!内容侵权及错误投诉:1553292129@qq.com
CopyRight © 2020-2024 优校网[www.youxiaow.com]版权所有 All Rights Reserved. ICP备案号:浙ICP备2024058711号