A digital phase-shifting frequency-dividing clock has been designed with CPLD(Complex Programmable Logic Device) technique which modularizes hardware circuit and integrates different modules into one chip.
设计了一种数字移相分频钟 ,其中利用了先进的复杂可编程逻辑器件(CPLD -ComplexProgrammableLogicDevice)技术 ,将硬件电路模块化 ,把各功能模块集成在一个芯片中。
本网站所收集内容来自网友分享仅供参考，实际请以各学校实际公布信息为主！内容侵权及错误投诉：1553292129@qq.com
CopyRight © 2020-2024 优校网[www.youxiaow.com]版权所有 All Rights Reserved. ICP备案号：浙ICP备2024058711号